



Product Specification AU OPTRONICS CORPORATION M190PW01 V0 (0H/0J)

()	Prelin	nınary	Specification
(V)	Final	Speci	fication

Module	19" WXGA+ Color TFT-LCD	
Model Name	M190PW01 V0 (0H/0J)	

Customer	Date
Approved by	
Note: This Specification is without notice.	s subject to change

Checked & Approved by	Date			
Arthur Chung	2009/8/5			
Prepared by	Date			
Tony Kao	2009/8/5			
Desktop Display Business Group / AU Optronics corporation				

document version 1.0 1/28





Product Specification AU OPTRONICS CORPORATION M190PW01 V0 (0H/0J)

Contents

1. Handling Precautions	4
2. General Description	5
2.1 Display Characteristics	5
3. Functional Block Diagram	10
4. Absolute Maximum Ratings	11
4.1 Absolute Ratings of TFT LCD Module	11
4.2 Absolute Ratings of Backlight Unit	11
4.3 Absolute Ratings of Environment	11
5. Electrical characteristics	13
5.1 TFT LCD Module	13
5.2 Backlight Unit	
6. Signal Characteristic	17
6.1 Pixel Format Image	17
6.2 The Input Data Format	18
6.4 Interface Timing	
6.5 Power ON/OFF Sequence	23
7. Connector & Pin Assignment	24
7.1 TFT LCD Module	24
7.2 Backlight Unit	
8. Reliability Test	26
9. Shipping Label	27
10. Mechanical Characteristics	27





Product Specification

M190PW01 V0 (0H/0J)

AU OPTRONICS CORPORATION

Record of Revision

Version and Date	Page	Old description	New Description	Remark
0.1 2009/4/24	all	First edition for all customer	N/A	
0.2 2009/6/10	15	N/A	Add note of *6 and *7: *6 Both CCFLs in the CCFL set (2 CCFL lamps on each side of a panel) is designed for identical phase driving. Reversed phase driving of CCFL set is not encouraged. *7 For designing CCFL current, it is highly recommended to use symmetric and consistent sinusoidal wave for each CCFL input current with asymmetric ration of 10% or less in both positive area and negative area (ie. $0.9*\sqrt{2*I_{rms}} < I_1 \& I_2 < 1.1*\sqrt{2*I_{rms}}$) as refer to the following diagram, otherwise proper CCFL functionality cannot be guarantied.	
1.0 2009/8/5	28	9. Shipping Label Second Control of Contr	*************************************	





1. Handling Precautions

- 1) Since front polarizer is easily damaged, pay attention not to scratch it.
- 2) Be sure to turn off power supply when inserting or disconnecting from input connector.
- 3) Wipe off water drop immediately. Long contact with water may cause discoloration or spots.
- 4) When the panel surface is soiled, wipe it with absorbent cotton or other soft cloth.
- 5) Since the panel is made of glass, it may break or crack if dropped or bumped on hard surface.
- 6) Since CMOS LSI is used in this module, take care of static electricity and insure human earth when handling.
- 7) Do not open or modify the Module Assembly.
- 8) Do not press the reflector sheet at the back of the module to any directions.
- 9) In case if a Module has to be put back into the packing container slot after once it was taken out from the container, do not press the center of the CCFL reflector edge. Instead, press at the far ends of the CCFL Reflector edge softly. Otherwise the TFT Module may be damaged.
- 10) At the insertion or removal of the Signal Interface Connector, be sure not to rotate nor tilt the Interface Connector of the TFT Module.
- 11) After installation of the TFT Module into an enclosure, do not twist nor bend the TFT Module even momentary. At designing the enclosure, it should be taken into consideration that no bending/twisting forces are applied to the TFT Module from outside. Otherwise the TFT Module may be damaged.
- 12) Cold cathode fluorescent lamp in LCD contains a small amount of mercury. Please follow local ordinances or regulations for disposal.
- 13) Small amount of materials having no flammability grade is used in the LCD module. The LCD module should be supplied by power complied with requirements of Limited Power Source (IEC60950 or UL1950), or be applied exemption.
- 14) The LCD module is designed so that the CCFL in it is supplied by Limited Current Circuit (IEC60950 or UL1950). Do not connect the CCFL in Hazardous Voltage Circuit.

document version 1.0 4/28





2. General Description

This specification applies to the 19 inch-wide Color TFT-LCD Module M190PW01.

The display supports the WXGA+ $(1440(H) \times 900(V))$ screen format and 16.7M colors. All input signals are 2 Channel LVDS interface compatible.

This module does not contain an inverter card for backlight.

.

2.1 Display Characteristics

The following items are characteristics summary on the table under 25 $\,^\circ\!\mathbb{C}\,$ condition:

Items	Unit	Specifications
Active Area	[mm]	408.24 (H) x 255.15(V)
Pixels H x V		1440x3(RGB) x 900
Pixel Pitch	[mm]	0.2835x 0.2835
Pixel Arrangement		R.G.B. Vertical Stripe
Display Mode		TN Mode, Normally White
White Luminance	[cd/m ²]	300 cd/m ² @ 6.5mA (Typ)
Contrast Ratio		1000:1
Optical ResponseTime	[msec]	5 (Typ, on/off)
Nominal Input Voltage VDD	[Volt]	+5.0 (Typ)
Power Consumption (VDD line + CCFL line)	[Watt]	25.5
Weight	[Grams]	1,900
Physical Size (H x V x D)	[mm]	428.0(W) x 278.0(H) x 16.5(D) (Typ)
Electrical Interface		Dual Channel LVDS
Surface Treatment		Anti-glare type, Hardness 3H
Support Colors		16.7M colors (RGB 6-bits+HiFRC)
Temperature Range Operating Storage (Shipping)	[°C]	0 to +50 -20 to +60
RoHS Compliance		RoHS Compliance

document version 1.0 5/28





2.2 Optical Characteristics

Item	Unit	Conditions	Min.	Тур.	Max.	Note
		Horizontal (Right) CR = 10 (Left) Vertical (Up)	70 70 70	85 85 80	-	
Minusia a Assala	[alaanaa]	CR = 10 (Down)	70	80	-	
Viewing Angle	[degree]	Horizontal (Right) CR = 5 (Left)	75 75	85 85		1
		Vertical (Right) CR = 5 (Left)	75 75	85 85		
Luminance Uniformity	[%]	9 Points	75	80	-	2, 3
		Rising	1	3.6	5.7	
Optical Response Time	[msec]	Falling	-	1.4	2.3	4, 6
		Rising + Falling	-	5	8	
Color / Chromaticity Coordinates		Red x	0.617	0.647	0.677	4
(CIE 1931)		Red y	0.308	0.338	0.368	
		Green x	0.260	0.290	0.320	
		Green y	0.564	0.594	0.624	
		Blue x	0.115	0.145	0.175	
		Blue y	0.037	0.067	0.097	
		White x	0.283	0.313	0.343	
		White y	0.299	0.329	0.359	
White Luminance (At CCFL= 6.5mA)	[cd/m ²]		250	300	-	4
Contrast Ratio			600	1000	-	4
Cross Talk (At 75Hz)	[%]		-	-	1.5	5
Flicker	[dB]		-	-	-20	7


Optical Equipment: BM-5A, BM-7, PR880, or equivalent

document version 1.0	6/28
document version 1.0	 111111111111111111111111111111111111111




Note 1: Definition of viewing angle

Viewing angle is the measurement of contrast ratio \geq 10, at the screen center, over a 180° horizontal and 180° vertical range (off-normal viewing angles). The 180° viewing angle range is broken down as follows; 90° (θ) horizontal left and right and 90° (Φ) vertical, high (up) and low (down). The measurement direction is typically perpendicular to the display surface with the screen rotated about its center to develop the desired measurement viewing angle.



Note 2: 9 points position



Note 3: The luminance uniformity of 9 points is defined by dividing the maximum luminance values by the minimum test point luminance

$$\delta_{\text{W9}} = \frac{\text{Minimum Luminance of 9 points}}{\text{Maximum Luminance of 9 points}}$$


document version 1.0 7/28





Note 4: Measurement method

The LCD module should be stabilized at given temperature for 30 minutes to avoid abrupt temperature change during measuring. In order to stabilize the luminance, the measurement should be executed after lighting Backlight for 30 minutes in a stable, windless and dark room.




Note 5: Definition of Cross Talk (CT) $CT = | YB - YA | / YA \times 100$ (%)

Where

YA = Luminance of measured location without gray level 0 pattern (cd/m2)

YB = Luminance of measured location with gray level 0 pattern (cd/m2)









Note 6: Definition of response time:


The output signals of photo detector are measured when the input signals are changed from "Full Black" to "Full White" (rising time), and from "Full White" to "Full Black" (falling time), respectively. The response time is interval between the 10% and 90% of amplitudes. Please refer to the figure as below.



Note 7: Subchecker Pattern



Method: Record dBV & DC value with (WESTAR)TRD-100




Flicker (dB) =
$$20 \log \frac{AC \text{ Level(at } 30 \text{ Hz)}}{DC \text{ Level}}$$





3. Functional Block Diagram

The following diagram shows the functional block of the 19.0 inches wide Color TFT-LCD Module:



I/F PCB Interface:

FI-XB30SSL-HF15(JAE)/MSBKT2407P30HB(信盛)

Mating Type:

FI-X30HL-T(JAE)(Locked Type)

YEON HO 35001HS-02L

Mating Type: 35001WR-02LP

document version 1.0 10/28





4. Absolute Maximum Ratings

Absolute maximum ratings of the module is as following:

4.1 Absolute Ratings of TFT LCD Module

Item	Symbol	Min.	Max.	Unit	Conditions
Logic/LCD Drive	VDD	-0.3	+5.5	[Volt]	Note 1, 2
Voltage	VDD	-0.5	13.3	[voit]	Note 1, 2

4.2 Absolute Ratings of Backlight Unit

Item	Symbol	Min.	Max.	Unit	Conditions
CCFL Current	ICFL	-	8	[mA] rms	Note 1, 2
•	•	•			•

document version 1.0 11/28






4.3 Absolute Ratings of Environment

Item	Symbol	Min.	Max.	Unit	Conditions
Operating Temperature	TOP	0	+50	[°C]	
Operation Humidity	HOP	5	90	[%RH]	Note 2
Storage Temperature	TST	-20	+60	[°C]	Note 3
Storage Humidity	HST	5	90	[%RH]	

Note 1: With in Ta= 25°C

Note 2: Permanent damage to the device may occur if exceed maximum values

Note 3: For quality performance, please refer to AUO IIS (Incoming Inspection Standard).







5. Electrical characteristics

5.1 TFT LCD Module


5.1.1 Power Specification


Input power specifications are as follows:

Symble	Parameter	Min.	Тур.	Max.	Unit	Condition
VDD	Logic/LCD Drive Voltage	4.5	5.0	5.5	[Volt]	
IDD	Input Current	-	0.9	1.1	[A]	VDD= 5.0V, All Black Pattern At 60Hz
PDD	VDD Power	ı	4.5	5.5	[Watt]	VDD= 5.0V, All Black Pattern At 60Hz , Note 1
IRush	Inrush Current	-	-	3	[A]	Note 2
VDDrp	Allowable logic/LCD Drive Ripple Voltage			200	[mV] p-p	VDD=5.0, All black pattern at 60Hz

Note 1: The variance of VDD power consumption is ±10%.

Note 2: Measurement conditions:





document version 1.0 13/28






5.1.2 Signal Electrical Characteristics

Input signals shall be low or Hi-Z state when Vin is off It is recommended to refer the specifications of SN75LVDS82DGG (Texas Instruments) in detail.

Each signal characteristics are as follows;

Symbol Parameter		Min	Тур	Max	Units	Condition	
VTH	Differential Input High Threshold	-	-	100	[mV]	VICM = 1.2V	Note
VTL	VTL Differential Input Low Threshold		-	-	[mV]	VICM = 1.2V	Note
VID	Input Differential Voltage	100	400	600	[mV]		Note
VICM	Differential Input Common Mode Voltage	1.0	1.2	1.5	[V]	VTH/VTL = ± 100mV	Note

Note: LVDS Signal Waveform



document version 1.0 14/28





5.2 Backlight Unit

Parameter guideline for CCFL Inverter is under stable conditions at $25 \square$ (Room Temperature):

Parameter	Min.	Тур.	Max.	Unit	Condition
CCFL Standard Current(ISCFL)	6.0	6.5	7.0	[mA] rms	Note 2
CCFL Operation Current(IRCFL)	3.0	6.5	8.0	[mA] rms	Note 2
CCFL Frequency(FCFL)	40	50	80	[KHz]	Note 3,4
CCFL Ignition Voltage(ViCFL, Ta= 0□)	1650	-	-	[Volt] rms	Note 5
CCFL Ignition Voltage(ViCF, Ta= 25□)	1250	-	1	[Volt] rms	Note 5
CCFL Operation Voltage (VCFL)	-	771 (@6.5mA)	850	[Volt] rms	Note 6
CCFL Power Consumption(PCFL)	-	21	23	[Watt]	Note 6
CCFL Life Time(LTCFL)	40,000	50,000	-	[Hour]	Note 7


Note 1: Typ. are AUO recommended design points.

- *1 All of characteristics listed are measured under the condition using the AUO test inverter.
- *2 In case of using an inverter other than listed, it is recommended to check the inverter carefully. Sometimes, interfering noise stripes appear on the screen, and substandard luminance or flicker at low power may happen.
- *3 In designing an inverter, it is suggested to check safety circuit very carefully. Impedance of CCFL, for instance, becomes more than 1 [M ohm] when CCFL is damaged.
- *4 Generally, CCFL has some amount of delay time after applying kick-off voltage. It is recommended to keep on applying kick-off voltage for 1 [Sec] until discharge.
- *5 Reducing CCFL current increases CCFL discharge voltage and generally increases CCFL discharge frequency. So all the parameters of an inverter should be carefully designed so as not to produce too much leakage current from high-voltage output of the inverter.
- *6 Both CCFLs in the CCFL set (2 CCFL lamps on each side of a panel) is designed for identical phase driving. Reversed phase driving of CCFL set is not encouraged.
- *7 For designing CCFL current, it is highly recommanded to use symmetric and consistent sinusoidal wave for each CCFL input current with asymmetric ration of 10% or less in both postive area and negative area (ie. $0.9^*\sqrt{2^*}I_{rms} < I_1 \& I_2 < 1.1^*\sqrt{2^*}I_{rms}$) as refer to the following diagram, otherwise proper CCFL functionality cannot be guarantied.

document version 1.0 15/28







- Note 2: It should be employed the inverter which has "Duty Dimming", if IRCFL is less than 3mA.
- Note 3: CCFL discharge frequency should be carefully determined to avoid interference between inverter and TFT LCD.
- Note 4: The frequency range will not affect to lamp life and reliability characteristics.
- Note 5: CCFL inverter should be able to give out a power that has a generating capacity of over 1,650 voltage. Lamp units need 1,650 voltage minimum for ignition.
- Note 6: The variance of CCFL power consumption is ±10%. Calculator value for reference (ISCFL × VCFL × 4 = PCFL)
- Note 7: Definition of life: brightness becomes 50%. The typical life time of CCFL is under the condition at 6.5 mA lamp current.

document version 1.0 16/28





6. Signal Characteristic

6.1 Pixel Format Image

Following figure shows the relationship of the input signals and LCD pixel format. $\begin{tabular}{ll} \hline \end{tabular}$


	1 2			143	9	14	14()
1st Line	R G B R G	В		R G	В	R	G	В
	: :			•			•	
		•		:				
		:						
		:					•	
				•			i	
		;		:			:	
		'		<u>.</u>			<u>.</u>	
900 Line	R G B R G	В	-	R G	В	R	G	В

document version 1.0 17/28





6.2 The Input Data Format



Note1: Normally, DE, VS, HS on EVEN channel are not used.

Note2: 8-bits signal input.





6.3 Signal Description

The module using a pair of LVDS receiver SN75LVDS82(Texas Instruments) or compatible. LVDS is a differential signal technology for LCD interface and high speed data transfer device. Transmitter shall be SN75LVDS83(negative edge sampling) or compatible. The first LVDS port(RxOxxx) transmits odd pixels while the second LVDS port(RxExxx) transmits even pixels


/IIIIe li le	Second LVDS	port(RxExxx) transmits even pixels.
PIN#	SIGNAL NAME	DESCRIPTION
1	RxOIN0-	Negative LVDS differential data input (Odd data)
2	RxOIN0+	Positive LVDS differential data input (Odd data)
3	RxOIN1-	Negative LVDS differential data input (Odd data)
4	RxOIN1+	Positive LVDS differential data input (Odd data)
5	RxOIN2-	Negative LVDS differential data input (Odd data, H-Sync,V-Sync,DSPTMG)
6	RxOIN2+	Positive LVDS differential data input (Odd data, H-Sync,V-Sync,DSPTMG)
7	GND	Power Ground
8	RxOCLKIN-	Negative LVDS differential clock input (Odd clock)
9	RxOCLKIN+	Positive LVDS differential clock input (Odd clock)
10	RxOIN3-	Negative LVDS differential data input (Odd data)
11	RxOIN3+	Positive LVDS differential data input (Odd data)
12	RxEIN0-	Negative LVDS differential data input (Even data)
13	RxEIN0+	Positive LVDS differential data input (Even data)
14	GND	Power Ground
15	RxEIN1-	Negative LVDS differential data input (Even data)
16	RxEIN1+	Positive LVDS differential data input (Even data)
17	GND	Power Ground
18	RxEIN2-	Negative LVDS differential data input (Even data)
19	RxEIN2+	Positive LVDS differential data input (Even data)
20	RxECLKIN-	Negative LVDS differential clock input (Even clock)
21	RxECLKIN+	Positive LVDS differential clock input (Even clock)
22	RxEIN3-	Negative LVDS differential data input (Even data)
23	RxEIN3+	Positive LVDS differential data input (Even data)
24	GND	Power Ground
25	NC	No contact (For AUO test only)
26	NC	No contact (For AUO test only)
27	NC	No contact (For AUO test only)
28	VCC	+5.0V Power Supply
29	VCC	+5.0V Power Supply
30	VCC	+5.0V Power Supply

document version 1.0 19/28





Note1: Start from left side



Note2: Input signals of odd and even clock shall be the same timing.

Note3: Please follow PSWG.

document version 1.0 20/28





6.4 Interface Timing

6.4.1 Timing Characteristics

Signal	Item	Symbol	Min	Тур	Max	Unit
	Period	Tv	910	916	2047	Th
Vertical	Active	Tdisp(v)	900	900	900	Th
Section	Blanking	Tbp(v)+Tfp(v)+PWvs	10	16	1147	Th
	Period	Th	870	964	2047	Tclk
Horizontal	Active	Tdisp(h)	720	720	720	Tclk
Section	Blanking	Tbp(h)+Tfp(h)+PWhs	150	244	1327	Tclk
	Period	Tclk	23.3	18.5	14.8	ns
Clock	Frequency	Freq	43	54	67.5	MHz
Frame rate	Frame rate	F	50	60	76	Hz

Note : DE mode only

document version 1.0 21/28

22/28






Product Specification M190PW01 V0 (0H/0J) AU OPTRONICS CORPORATION

6.4.2 Timing Diagrams

document version 1.0








6.5 Power ON/OFF Sequence

VDD power and lamp on/off sequence is as follows. Interface signals are also shown in the chart. Signals from any system shall be Hi-Z state or low level when VDD is off.



Power Sequence Timing

Parameter		Value	Unit	
Parameter	Min. Typ.		Max.	Onit
T1	0.5	-	10	[ms]
T2	0	40	50	[ms]
Т3	200	-	-	[ms]
T4	200	-	-	[ms]
T5	0.5	16	50	[ms]
Т6	-	-	-	[ms]
Т7	1000	-	-	[ms]

document version 1.0 23/28





7. Connector & Pin Assignment

Physical interface is described as for the connector on module. These connectors are capable of accommodating the following signals and will be following components.

7.1 TFT LCD Module

7.1.1 Connector

Connector Name / Designation	Interface Connector / Interface card		
Manufacturer	JAE or STM(信盛)		
Type Part Number	FI-XB30SSL-HF15 MSBKT2407P30HB		
Mating Housing Part Number	FI-X30HL-T (Locked Type) FI-X30S-H (Unlocked Type)		

I.2 Pin Assignment							
Pin#	Signal Name	Pin#	Signal Name				
1	RxOIN0-	2	RxOIN0+				
3	RxOIN1-	4	RxOIN1+				
5	RxOIN2-	6	RxOIN2+				
7	GND	8	RxOCLKIN-				
9	RxOCLKIN+	10	RxOIN3-				
11	RxOIN3+	12	RxEIN0-				
13	RxEIN0+	14	GND				
15	RxEIN1-	16	RxEIN1+				
17	GND	18	RxEIN2-				
19	RxEIN2+	20	RxECLKIN-				
21	RxECLKIN+	22	RxEIN3-				
23	RxEIN3+	24	GND				
25	NC	26	NC				
27	NC	28	VCC				
29	VCC	30	VCC				

document version 1.0 24/28





7.2 Backlight Unit

Physical interface is described as for the connector on module. These connectors are capable of accommodating the following signals and will be following components.

Connector Name / Designation	Lamp Connector / Backlight lamp			
Manufacturer	YEON HO			
Type Part Number	35001HS-02L			
Mating Type Part Number	35001WR-02LP			

7.2.1 Signal for Lamp connector

	Connector No.	Pin No.	Input	Color	Function
CN1	CNIA	1	Hot1	Blue	High Voltage (Lamp 1)
	2	Cold1	Black	Low Voltage (Lamp 1)	
Upper		1	Hot2	Pink	High Voltage (Lamp 2)
CN2	CNZ	2	Cold2	White	Low Voltage (Lamp 2)

	Connector No.	Pin No.	Input	Color	Function
CNI2		1	Hot1	Blue	High Voltage (Lamp 3)
CN3	2	Cold1	Black	Low Voltage (Lamp 3)	
CN4	1	Hot2	Pink	High Voltage (Lamp 4)	
	CIN4	2	Cold2	White	Low Voltage (Lamp 4)

document version 1.0 25/28





8. Reliability Test

Environment test conditions are listed as following table.

Items	Required Condition	Note
Temperature Humidity Bias (THB)	Ta= 50<, 80%RH, 300hours	
High Temperature Operation (HTO)	Ta= 50<, 50%RH, 300hours	
Low Temperature Operation (LTO)	Ta= 0<, 300hours	
High Temperature Storage (HTS)	Ta= 60<, 300hours	
Low Temperature Storage (LTS)	Ta= -20<, 300hours	
Vibration Test (Non-operation)	Acceleration: 1.5 G Wave: Random Frequency: 10 - 200 - 10 Hz Sweep: 30 Minutes each Axis (X, Y, Z)	
Shock Test (Non-operation)	Acceleration: 50 G Wave: Half-sine Active Time: 20 ms Direction: ±X, ±Y, ±Z (one time for each Axis)	
Drop Test	Height: 60 cm, package test	
Thermal Shock Test (TST)	-20 30min, 60</30min, 100 cycles</td <td>1</td>	1
On/Off Test	On/10sec, Off/10sec, 30,000 cycles	
ESD (Electro Static Discharge)	Contact Discharge: ± 8KV, 150pF(330Ω) 1sec, 8 points, 25 times/ point.	- 2
	Air Discharge: ± 15KV, 150pF(330Ω) 1sec 8 points, 25 times/ point.	
Altitude Test	Operation:10,000 ft Non-Operation:30,000 ft	

Note 1: The TFT-LCD module will not sustain damage after being subjected to 100 cycles of rapid temperature change. A cycle of rapid temperature change consists of varying the temperature from -20°C to 60°C, and back again. Power is not applied during the test. After temperature cycling, the unit is placed in normal room ambient for at least 4 hours before power on.

Note 2: According to EN61000-4-2, ESD class B: Some performance degradation allowed. No data lost. Self-recoverable. No hardware failures.


document version 1.0 26/28





9. Shipping Label

The label is on the panel as shown below:




- Note 1: For Pb Free products, AUO will add 👏 for identification.
- Note 2: For RoHS compatible products, AUO will add For identification.
- Note 3: For China RoHS compatible products, AUO will add 6 for identification.
- **Note 4:** The Green Mark will be presented only when the green documents have been ready by AUO Internal Green Team.

document version 1.0 27/28

M190PW01 V0 (0H/0J) **Product Specification**

AU OPTRONICS CORPORATION



28/28

document version 1.0

②